WHAT IS CLAIMED IS:

1	1.	An in	tegrator circuit comprising:
2		(a)	an input conductor for conducting an input current;
3		(b)	an amplifier stage having an input coupled to the input conductor;
4 5	and an output	(c)	an integrating capacitor coupled between the input of the amplifier stage amplifier stage; and
-			
6		(e)	an MOS capacitor coupled between an output of the amplifier stage and a
7	voltage condu	ctor for	r biasing the MOS capacitor.
1	2.	An int	regrator circuit comprising:
2		(a)	an input conductor for conducting an input current;
3		(b)	a first amplifier stage having an input coupled to the input conductor;

- 4 (c) a second amplifier stage having an output and also having an input 5 coupled to an output of the first amplifier stage;
- 6 (d) an integrating capacitor coupled between the input of the first amplifier
 7 stage and the output of the second amplifier stage; and
- 8 (e) an MOS compensation capacitor coupled between the input and output of the second amplifier stage.

3. The integrator circuit of claim 2 wherein the first amplifier stage includes an input stage having an output coupled to an input of a folded cascode stage, an output of the folded cascode stage being coupled to a first terminal of the MOS capacitor, a second terminal of the MOS capacitor being coupled to the output of the second amplifier stage.

1

2

3

4

1

2

3

4

4. The integrator circuit of claim 3 wherein the first and second amplifier stages coact to establish bias voltage across the MOS capacitor so as to bias the MOS capacitor in its
accumulation region for low values of the input current to provide a high value of compensation
capacitance for the integrator circuit and so as to bias the MOS capacitor in its inversion region

- 5 for high values of the input current to provide a low value of compensation capacitance for the
- 6 integrator circuit.

1

1

2

3

4

5. The integrator circuit of claim 4 wherein the input current is a photodiode current 2 containing a relatively low amount of noise for the low values of the input current and containing 3 a higher amount of noise for the high values of the input current, and wherein an amount of noise 4 produced by the integrator circuit when the value of the compensation capacitance is high is 5 masked by the relatively high amount of noise.

1 6. The integrator circuit of claim 2 wherein the first amplifier stage is a non-2 inverting amplifier stage and the second amplifier stage is an inverting amplifier stage.

7. The integrator circuit of claim 2 wherein the MOS compensation capacitor includes an N-channel source region and an N-channel drain region both coupled to the input of the second stage amplifier, and also includes a gate disposed over a channel region between the N-channel source region and the N-channel drain region, the gate being coupled to the output of

5	the second am	the second amplifier stage.		
1 2	8. capacitor.	The integrator circuit of claim 7 wherein the integrating capacitor is a poly		
1	9. conducts a sin	The integrator circuit of claim 2 wherein the input of the first amplifier stage gle-ended input signal.		
1	10. conducts a dif	The integrator circuit of claim 2 wherein the input of the first amplifier stage ferential input signal.		
1	11. class A amplif	The integrator circuit of claim 6 wherein the second stage amplifier is an inverting fier.		

1	12. A CT	scanner data acquisition system comprising:
2	(a)	a plurality of integrator circuits, each including
3		i. an input conductor for conducting an input current,
4		ii. a first amplifier stage having an input coupled to the input
5	conductor,	
6 7	coupled to an	iii. a second amplifier stage having an output and also having an input output of the first amplifier stage,
8	amplifier stag	iv. an integrating capacitor coupled between the input of the first e and the output of the second amplifier stage, and
10 11	output of the s	v. an MOS compensation capacitor coupled between the input and econd amplifier stage;
12 13	(b) conductor of an integr	a plurality of photodiodes each having an anode coupled to an input ator circuit, respectively;
14	(c)	a plurality of analog-to-digital converters, inputs of the analog-to-digital

converters being coupled to the outputs of various integrator circuits.

1

2

3

4

5

6

1 13. The CT scanner data acquisition system of claim 12 wherein the first amplifier 2 stage includes an input stage having an output coupled to an input of a folded cascode stage, an 3 output of the folded cascode stage being coupled to a first terminal of the MOS capacitor, a 4 second terminal of the MOS capacitor being coupled to the output of the second amplifier stage.

14. The CT scanner data acquisition system of claim 13 wherein the second amplifier stages co-act to establish bias voltage across the MOS capacitor so as to bias the MOS capacitor in its accumulation region for low values of the input current to provide a high value of compensation capacitance for the integrator circuit and so as to bias the MOS capacitor in its inversion region for high values of the input current to provide a low value of compensation capacitance for the integrator circuit.

The integrator circuit of claim 14 wherein the input current is a photodiode 15. 2 current containing a relatively low amount of noise for the low values of the input current and containing a relatively high amount of noise for the high values of the input current, wherein an 3 amount of noise produced by the integrator circuit when the value of the compensation 4 5 capacitance is high is masked by the relatively high amount of noise.

1

1

1 16. The CT scanner data acquisition system of claim 12 wherein the analog-to-digital 2 converters are delta-sigma analog-to-digital converters.

1 17. The CT scanner data acquisition system of claim 12 wherein the inputs of the 2 analog-to-digital converters are coupled to common outputs of groups of the integrator circuits, 3 respectively.

18. The CT scanner data acquisition system of claim 12 wherein the first amplifier 2 stage is an operational amplifier stage and the second amplifier stage is an inverting amplifier 3 stage.

1	19.	The CT scanner data acquisition system of claim 12 wherein the MOS
2	compensation	capacitor includes an N-channel source region and an N-channel drain region both
3	coupled to the	input of the second stage amplifier, and also includes a gate disposed over a
4	channel region	n between the N-channel source region and the N-channel drain region, the gate
5	being coupled	to the output of the second amplifier stage.
1	20.	The CT scanner data acquisition system of claim of 19 wherein the integrating
2	capacitor is a	poly capacitor.
1	21.	The CT scanner data acquisition system of claim 12 wherein the input of the first

22. The CT scanner data acquisition system of claim 12 wherein the input of the first amplifier stage conducts a differential input signal.

amplifier stage conducts a single-ended input signal.

1	23.	The CT scanner data acquisition system of claim 12 wherein the second stage
2	amplifier is an	n inverting class A amplifier.
1	24.	A method of operating an integrator circuit comprising:
_		
2		(a) conducting an input current into an input of an amplifier stage;
_		
3		(b) charging an integrating capacitor coupled between the input and an output
4	of the amplific	er stage in response to the input current; and
5		(c) compensating the integrator circuit by controlling the bandwidth of the
6	integrator circ	uit by biasing an MOS capacitor coupled to the output into a predetermined
7	operating regi	on range.
1	25.	A method of operating an integrator circuit, comprising:
2		(a) conducting an input current into an input conductor of a first amplifier

3	stage;
4	(b) coupling an input of a second amplifier stage to an output of the first
5	amplifier stage;
6	(c) charging an integrating capacitor coupled between the input of the fir
7	amplifier stage and an output of the second amplifier stage; and
8	(e) compensating the integrator circuit by controlling the bandwidth of the
9	integrator circuit by biasing an MOS compensation capacitor coupled between the input and
10	output of the second amplifier stage into a predetermined operating region range.
1	26. A method of operating a CT scanner data acquisition system, comprising:
2	(a) in each of a plurality of integrator circuits,
3	i. conducting an input current into an input conductor of a first
4	amplifier stage,
5	ii. coupling an input of a second amplifier stage to an output of

6 first amplifier stage,

12

13

- 7 iii. charging an integrating capacitor coupled between the input of the 8 first amplifier stage and an output of the second amplifier stage; and
- iv. compensating the integrator circuit by controlling the bandwidth of the integrator circuit by biasing an MOS compensation capacitor coupled between the input and output of the second amplifier stage into a predetermined operating region range;
 - (b) coupling an anode of each of a plurality of photodiodes to an input conductor of a group of integrator circuits, respectively;
- 14 (c) coupling inputs of a plurality of analog-to-digital converters to the outputs 15 of various groups of integrator circuits, respectively.